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SpaceCube Family Overview
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v1.0 v1.5 v2.0-EM v2.0-FLT
2012   SMART 2013   STP-H4
2015   STP-H5
2015   GPS Demo
- Robotic Servicing
- Numerous proposals 
for Earth/Space/Helio
2009 STS-125
2009 MISSE-7
2013 STP-H4
2015 STP-H5
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SpaceCube, Target Applications
• Small, light-weight, reconfigurable multi-processor platform for space flight applications 
demanding extreme processing capabilities
– Reconfigurable components: FPGA, Software, Mechanical
– Promote reuse between applications
• Hybrid Flight Computing: hardware acceleration of algorithms to enable onboard data processing 
and increased mission capabilities
• Example Applications: Instrument  Data Interfacing and On-Board Processing, Autonomous 
Operations, Situational Awareness, Scalable Computing Architectures
Hardware Algorithm Acceleration On-Board Data Reduction
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Example SpaceCube Processing
Real-Time Image Tracking of Hubble
Fire Classification
Image CompressionXilinx ISS Radiation Data Data Calibration
Gigabit Instrument 
Interfacing
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High Performance Space Processing 
System
• What defines a “High Performance Space Processing System”?
– Memory bandwidth and density, processing speed, reconfigurable, 
number of processors, I/O bandwidth, scalable, power, size and weight, 
temperature range, reliability, radiation, software flexibility
– Mission Context: differing driving requirements
• Problem:  All of these system variables push against each other
– Not taking the time to fully understand the dynamics between these 
variables will result in an unoptimized, inefficient design
• Our Solution: SpaceCube v2.0
– Design Methodology
– Pushes all edges of technology for space flight
– Maintains excellent reliability standards
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Balanced Design Closure of System 
Variables
Memory 
Bandwidth/Density
Processor Speed
Reliability
I/O Bandwidth
System Scalability
Reconfigurablility
Mechanical 
Size/Weight
Software Flexibility
Number of Processors
Parts Selection, 
Radiation, Longevity
Thermal
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Requirements/
Concept
Preliminary 
Electrical Design
Floorplanning
FPGA Planning
Pre-Layout SI
Layout Plan
Therm/Mech
Parts/Radiation
Design Flow for Constrained System
Schematic
Layout
SI/PIVendors
Therm/Mech
Design Closure 
Cycle
Design 
Implementation 
Cycle
Design Confidence
Manufacturing
S C I E N C E  D A T A  P R O C E S S I N G  B R A N C H  •  C o d e  5 8 7  •  N A S A  G S F C
SpaceCube v2.0 System
• Reconfigurable multi-processing platform based on Xilinx Virtex-5 
FPGAs
• Extended 3U Compact PCI mechanical standard
v1.0
v1.5
v2.0 
EM
v2.0
FLT
Design Heritage
Back-to-Back, Core 
Software/FPGA, Aeroflex
Virtex-5 Design, GTX
Layout, Key 
Circuits, SI/PI 
Processor Comparison
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v2.0 Processor Engineering Model
-6U Board Design board layout to simulate a 3U layout for major components
-Test sample circuits, layout techniques, and interfacing architectures
-Roll lessons learned into flight system
àBack-to-Back layout strategy for all like parts
àSignal integrity solutions
àOscillator and power architecture
àConnector selection
àUnique layout strategy for accomplishing IPC 6012B Class 3/A PWB
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SpaceCube v2.0 Flight System
Power Card
• 22-38V Input, 7A limit
• 5V/80W,  3.3V/53W,
+/-12V/24W
Backplane Card
• 4 slots
• Point-to-Point
• Gigabit
• 2 processors, 1 I/O
• 3 processors
Chassis: 12.7 x 23 x 27 cm^3
Example I/O Card: GPS RF
S C I E N C E  D A T A  P R O C E S S I N G  B R A N C H  •  C o d e  5 8 7  •  N A S A  G S F C
Processor Card
• 2x Xilinx Virtex-5 (QV) FX130T FPGAs
• 1x Aeroflex CCGA FPGA
– Xilinx Configuration, Watchdog, Timers
– Auxiliary Command/Telemetry port
• 1x 64Mb PROM, contains initial Xilinx bitfile (will also support 128Mb PROM)
• 1x 16MB SRAM, rad-hard with auto EDAC/scrub feature
• 4x 512MB DDR SDRAM
• 2x 4GB NAND Flash
• 16-channel Analog/Digital circuit for system health
• Optional 10/100 Ethernet interface
• Gigabit interfaces: 4x external, 2x on backplane
• 12x Full-Duplex dedicated differential channels
• 88 GPIO/LVDS channels directly to Xilinx FPGAs
• Mechanical support for heat sink options and stiffener for Xilinx devices
11
22 Layers, Via-in-Pad
Power Draw: 6-12W
Weight: 0.98-lbs
IPC 6012B Class 3/A
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Design Analysis
Power Integrity
Thermal: -40°C to 65°C
Structural
Improved Flash Decoupling
Xilinx Core Voltage
Current Density
Signal Integrity
Signal Quality
3Gpbs GTX Eye Diagram
Crosstalk:
Critical net < 10mV
Non Critical net < 70mV
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ISS SpaceCube Experiment 2.0
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SpaceCube v2.0 EM
FireStation
FireStation
Antenna
Camera Box
SpaceCube 
CIB
Image Credit:  DoD Space Test Program
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STP-H4 Operational on ISS
Next Up: STP-H5 and Sounding Rocket Launch in 2015
Somewhere near 
Big Sky, MT
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ISE2.0 Results
~1 SEU/FPGA/Week
System Resets: TBD
HD Images Received:  200,000+Operations
- GSFC Command Center
- August 2013 - Present
FPGA SEUs
1 17
2 13
3 17
Radiation
FireStation Instrument 
Data Processing
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Satellite Servicing
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STP-H5 Autonomous Rendezvous and Docking Payload
• SpaceCube v2.0 EM
• Leverages SpaceCube v1.0 RNS/Argon demonstrations
Objective: Robotic Satellite Servicing Mission
• SpaceCube v2.0 Flight System
• 2 Processors/SpaceCube
• 3 SpaceCubes controlling AR&D and robotic tasks
GSFC Satellite Servicing Laboratory
GOES-12 Model
Argon with SpaceCube v1.0 Control
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Raven ConOps
Approaching Vehicle
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Conclusions
Ø An advanced HPC for space requires well balanced system variables
Ø Imperative to iterate on design plan before starting schematics
§ No use starting something that will not close on requirements
§ System Designer: Know what you want to build, and how to build it
§ Pull all disciplines into design cycle at the beginning
Ø SpaceCube design methodology successful in converging on a cutting-edge 
HPC design given constrained size requirements
§ SIZE/WEIGHT = $$   à Make it smaller!!!
§ Back-to-Back parts placement
§ Extensive analysis
§ Built to high reliability standards
Ø SpaceCube v2.0 Flight System
§ Design heritage leveraged from 3 prior systems
§ Operations heritage leveraged from 5 flights
§ By 2015, 9 SpaceCube systems flown  à 22 Xilinx FPGAs in space
§ Competitive HPC for space
§ Multiple mission applications, reconfigurable
